



Including the following:

- ☐ Provisional Application Cover Sheet.
- ☒ New or Revised Specification, including pages 1 to 17 containing:
- ☒ Specification
  - ☒ Claims
  - ☒ Abstract
  - ☐ Substitute Specification, including Claims and Abstract.
- ☐ The present application is a continuation application of Application No. \_\_\_\_\_ filed \_\_\_\_\_. The present application includes the Specification of the parent application which has been revised in accordance with the amendments filed in the parent application. Since none of those amendments incorporate new matter into the parent application, the present revised Specification also does not include new matter.
- ☐ The present application is a continuation application of Application No. \_\_\_\_\_ filed \_\_\_\_\_, which in turn is a continuation-in-part of Application No. \_\_\_\_\_ filed \_\_\_\_\_. The present application includes the Specification of the parent application which has been revised in accordance with the amendments filed in the parent application. Although the amendments in the parent C-I-P application may have incorporated new matter, since those are the only revisions included in the present application, the present application includes no new matter in relation to the parent application.
- ☐ A copy of earlier application Serial No. \_\_\_\_\_ Filed \_\_\_\_\_, including Specification, Claims and Abstract (pages 1 - @@), to which no new matter has been added TOGETHER WITH a copy of the executed oath or declaration for such earlier application and all drawings and appendices. Such earlier application is hereby incorporated into the present application by reference.
- ☐ Please enter the following amendment to the Specification under the Cross-Reference to Related Applications section (or create such a section) : "This Application:
- ☐ is a continuation of ☐ is a divisional of ☐ claims benefit of U.S. provisional Application Serial No. \_\_\_\_\_ filed \_\_\_\_\_

09724973-112800

- ☐ Signed Statement attached deleting inventor(s) named in the prior application.
- ☐ A Preliminary Amendment.
- ☒ 9 Sheets of ☐ Formal ☒ Informal Drawings.
- ☐ Petition to Accept Photographic Drawings.
- ☐ Petition Fee
- ☒ An ☒ Executed ☐ Unexecuted Declaration or Oath and Power of Attorney.
- ☒ An Associate Power of Attorney.
- ☒ An ☒ Executed ☐ Copy of Executed Assignment of the Invention to Sanken Electric Co., Ltd.
- ☒ A Recordation Form Cover Sheet.
- ☒ Recordation Fee - \$40.00.
- ☐ The prior application is assigned of record to \_\_\_\_\_
- ☒ Priority is claimed under 35 U.S.C. § 119 of Patent Application No. 11-350064 and 2000-249472 filed 12/09/99 and 08/21/00 in Japan (country).
- ☒ A Certified Copy of each of the above applications for which priority is claimed:
- ☒ is enclosed.
- ☐ has been filed in prior application Serial No. \_\_\_\_\_ filed \_\_\_\_\_.
- ☐ An ☐ Executed or ☐ Copy of Executed Earlier Statement Claiming Small Entity Status under 37 C.F.R. 1.9 and 1.27
- ☐ is enclosed.
- ☐ has been filed in prior application Serial No. \_\_\_\_\_ filed \_\_\_\_\_, said status is still proper and desired in present case.

003211-62642260

- ☐ Diskette Containing DNA/Amino Acid Sequence Information.
- ☐ Statement to Support Submission of DNA/Amino Acid Sequence Information.
- ☐ The computer readable form in this application \_\_\_\_\_, is identical with that filed in Application Serial Number \_\_\_\_\_, filed \_\_\_\_\_. In accordance with 37 CFR 1.821(e), please use the ☐ first-filed, ☐ last-filed or ☐ only computer readable form filed in that application as the computer readable form for the instant application. It is understood that the Patent and Trademark Office will make the necessary change in application number and filing date for the computer readable form that will be used for the instant application. A paper copy of the Sequence Listing is ☐ included in the originally-filed specification of the instant application, ☐ included in a separately filed preliminary amendment for incorporation into the specification.
- ☒ Information Disclosure Statement.
- ☒ Attached Form 1449.
- ☒ Copies of each of the references listed on the attached Form PTO-1449 are enclosed herewith.
- ☐ A copy of Petition for Extension of Time as filed in the prior case.
- ☐ Appended Material as follows: \_\_\_\_\_
- ☒ Return Receipt Postcard (should be specifically itemized).
- ☐ Other as follows: \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

008211-62642260

## FEE CALCULATION:

- ☐ Cancel in this application original claims \_\_\_\_\_ of the prior application before calculating the filing fee. (At least one original independent claim must be retained for filing purposes.)

		SMALL ENTITY		NOT SMALL ENTITY	
		RATE	FEE	RATE	FEE
PROVISIONAL APPLICATION		\$75.00	\$	\$150.00	\$
DESIGN APPLICATION		\$160.00	\$	\$320.00	\$
UTILITY APPLICATIONS BASE FEE		\$355.00	\$	\$710.00	\$710.00
UTILITY APPLICATION; ALL CLAIMS CALCULATED AFTER ENTRY OF ALL AMENDMENTS					
	No. Filed	No. Extra			
TOTAL CLAIMS	7 - 20 = 0		\$9 each	\$	\$18 each \$0
INDEP. CLAIMS	3 - 3 = 0		\$40 each	\$	\$80 each \$0
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			\$135	\$	\$270 \$
ADDITIONAL FILING FEE				\$	\$
TOTAL FILING FEE DUE					\$710.00


- ☒ A Check is enclosed in the amount of \$ 710.00 .
- ☒ The Commissioner is authorized to charge payment of the following fees and to refund any overpayment associated with this communication or during the pendency of this application to deposit account 23-3050. This sheet is provided in duplicate.
- ☐ The foregoing amount due.
- ☒ Any additional filing fees required, including fees for the presentation of extra claims under 37 C.F.R. 1.16.
- ☒ Any additional patent application processing fees under 37 C.F.R. 1.17 or 1.20(d).
- ☐ The issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance.
- ☒ The Commissioner is hereby requested to grant an extension of time for the appropriate length of time, should one be necessary, in connection with this filing or any future filing submitted to the U.S. Patent and Trademark Office in the above-

09724979.112800

identified application during the pendency of this application. The Commissioner is further authorized to charge any fees related to any such extension of time to deposit account 23-3050. This sheet is provided in duplicate.

**SHOULD ANY DEFICIENCIES APPEAR** with respect to this application, including deficiencies in payment of fees, missing parts of the application or otherwise, the United States Patent and Trademark Office is respectfully requested to promptly notify the undersigned.

Date: November 28, 2000

  
\_\_\_\_\_  
Norman L. Norris  
Registration No. 24,196

Woodcock Washburn Kurtz  
Mackiewicz & Norris LLP  
One Liberty Place - 46th Floor  
Philadelphia PA 19103  
Telephone: (215) 568-3100  
Facsimile: (215) 568-3439

© 1997 WWK&MN

00211-0262760

09724979.112800

1 SEMICONDUCTOR CURRENT  
2 DETECTOR OF IMPROVED  
3 NOISE IMMUNITY  
4

5 BACKGROUND OF THE INVENTION  
6

7 This invention relates to current detectors, more specifically to  
8 that employing a semiconductor Hall-effect device for obtaining a voltage  
9 proportional to the magnitude of the current detected. Still more specifi-  
10 cally, the invention deals with how to improve the noise immunity of this  
11 kind of current detector.

12 By the term "Hall-effect device" used herein and in the claims  
13 appended hereto is meant the voltage generator built on the familiar Hall  
14 effect to give an output voltage in direct proportion to the magnetic  
15 field applied. Disposed contiguous to a current path, the Hall-effect de-  
16 vice will be subjected to the magnetic field that is generated in propor-  
17 tion to the magnitude of the current flowing through the path. The  
18 result will be the production of a voltage proportional to the current  
19 magnitude.

20 The instant applicant proposed in PCT/JP99/05408 a current detec-  
21 tor in which an insulating film is formed upon a semiconductor Hall-effect  
22 device and, on this insulating film, a conductor layer for carrying a cur-  
23 rent to be detected. The current path is thus situated as close as fea-  
24 sible to the Hall-effect device, resulting in enhancement of the sensitivity  
25 of the current detector.

26 This prior art current detector proved to be unsatisfactory, how-  
27 ever, in its noise immunity. It was equipped with no means designed  
28 explicitly for protection of the device against production of spurious volt-  
29 age signals due to external disturbances.

30 SUMMARY OF THE INVENTION  
31

32 The present invention seeks to enhance the noise immunity, and  
33 hence the reliability of operation, of the current detector of the type  
34 defined.  
35

36 Stated in brief, the invention concerns a semiconductor current de-

1 tector comprising a semiconductor substrate having a Hall-effect device  
2 formed therein from one surface thereof, the Hall-effect device having a  
3 plurality of semiconductor regions including a primary working region for  
4 generating a Hall voltage proportional to the magnitude of a current or  
5 to be detected or measured. A conductor strip is formed over said one  
6 surface of the semiconductor substrate via insulating means so as to  
7 extend around at least part of the primary working region of the Hall-effect device, for carrying at least a prescribed fraction of the current to  
8 be translated into the Hall voltage. A shielding layer is formed in the  
9 insulating means for shielding the Hall-effect device from external disturbances.  
10

11  
12 Typically, the insulating means is a lamination of three insulating  
13 layers. Electrodes, as well as conductor strips joined thereto, are formed  
14 on a first insulating layer which directly overlies the semiconductor substrate. The shielding layer is formed on part of a second insulating layer  
15 which overlies the first insulating layer. The conductor strip is  
16 formed on a third insulating layer overlying the second insulating layer.  
17

18 The above arrangement of the three insulating layers in relation  
19 to the shielding layer and other components of the current detector is  
20 not a requirement. Alternatively, for instance, the shielding layer may be  
21 provided on the third insulating layer, and the conductor strip between  
22 the second and the third insulating layer. As a further alternative, a  
23 fourth insulating layer may be provided over the third insulating layer,  
24 and a second shielding layer on this fourth insulating layer.  
25

26 Shielded by one or more shielding layers as above, the current  
27 detector will detect currents without errors due to external disturbances.  
28 The shielding layer or layers, as well as the current-carrying conductor  
29 strip, are integrally built into the semiconductor current detector, so that  
30 no substantial increase in size results from the addition of the shielding  
31 layer or layers. The integration of the conductor strip with the Hall-effect device is desirable by reason of their unvarying positional stability, and hence a consistently high accuracy of detection, from one current  
32 detector to another.  
33

34 The above and other objects, features and advantages of the invention  
35 and the manner of realizing them will become more apparent, and  
36 the invention itself will best be understood, from the following description



1 taken together with the attached drawings showing the preferred embodi-  
2 ments of the invention.

3  
4 *BRIEF DESCRIPTION OF THE DRAWINGS*  
5

6 FIG. 1 is a plan view of the current detector embodying the prin-  
7 ciples of the instant invention, the view not showing the fourth insulat-  
8 ing layer and the magnetic collector, and showing the encapsulation in  
9 phantom outline, to reveal other parts;

10 FIG. 2 is a section through the current detector, taken along the  
11 line A-A in FIG. 1;

12 FIG. 3 is a plan view of the Hall-effect device included in the  
13 FIG. 1 current detector;

14 FIG. 4 is a plan view of the insulating plate, together with the  
15 bottom shielding layer thereon, included in the FIG. 1 current detector;

16 FIG. 5 is a plan view showing the sheet-metal baseplate, pair of  
17 current-path terminals, and other terminals of the FIG. 1 current detector  
18 in their relative positions;

19 FIG. 6 is a plan view of a sheet-metal punching for use in the  
20 fabrication of the baseplate and terminals shown in FIG. 5;

21 FIG. 7 is a plan view showing the semiconductor substrate of the  
22 FIG. 1 current detector on a slightly enlarged scale;

23 FIG. 8 is an enlarged, fragmentary section through the Hall-effect  
24 device of the FIG. 1 current detector, taken along the line B-B in FIG.  
25 1;

26 FIG. 9 is a view similar to FIG. 1 but showing an alternative em-  
27 bodiment of the invention;

28 FIG. 10 is an enlarged, fragmentary section through the Hall-effect  
29 device of the FIG. 9 current detector, taken along the line C-C in FIG.  
30 9; and

31 FIG. 11 is a view similar to FIG. 10 but showing another alterna-  
32 tive embodiment of the invention.

33  
34 *DESCRIPTION OF THE PREFERRED EMBODIMENTS*  
35

36 The general organization of the first preferred form of current

1 detector according to the invention will become apparent from a study of  
2 FIG. 1 and 2. The current detector comprises:

3 1. a semiconductor Hall-effect device 1 for providing an output  
4 voltage indicative of the magnitude of a current  $I_s$  to be detected or  
5 measured;

6 2. a metal-made baseplate 2 mechanically supporting the Hall-effect  
7 device;

8 3. two current path terminals 3 and 4 for the inflow and outflow,  
9 respectively, the current  $I_s$ ;

10 4. four lead terminals 6, 7, 8 and 9 for connection of the Hall-effect  
11 device 1 to external circuits;

12 5. two other terminals 10 and 11 for grounding the baseplate 2;

13 6. a wire or like conductor 12 bridging the current path terminals  
14 3 and 4 for providing a first current path from the former to the  
15 latter for carrying a first fraction  $I_{s1}$  of the current  $I_s$ ;

16 7. two other wires or like conductors 13 and 14 and a strip 15 of  
17 conductor layer conjointly providing a second current path from the current  
18 path terminal 3 to 4 for carrying a second fraction  $I_{s2}$  of the current  
19  $I_s$ , which fraction is to be translated into a voltage signal by the  
20 Hall-effect device 1;

21 8. an insulating plate 16 between Hall-effect device 1 and base-  
22 plate 2;

23 9. a first or bottom shielding layer 17 between Hall-effect device  
24 1 and insulating plate 16;

25 10. a second or top shielding layer 50 overlying the Hall-effect  
26 device 1;

27 11. a magnetic collector 51 further overlying the top shielding layer  
28 50; and

29 12. a plastic encapsulation 18 enclosing all of the current detector  
30 but parts of the noted terminals 3, 4 and 6-11.

31 As depicted by itself in FIG. 3, the Hall-effect device 1 is of  
32 generally rectangular shape as seen in a plan view as in this figure, and  
33 has four electrodes 19a, 20a, 21a and 22a near its geometric center.  
34 These electrodes 19a-22a are connected via conductor strips 19b-22b to  
35 terminals 19c-22c, respectively, of the Hall-effect device.

36 The Hall-effect device 1 is to be put to use with the terminals

19c and 20c connected to an external circuit, not shown, for inputting a control current, and with the terminals 21c and 22c connected to an external differential amplifier, also not shown, for putting out the Hall voltage. The control current input terminals 19c and 20c, and therefore the electrodes 19a and 20a, are connected respectively to a pair of semiconductor regions 24 and 25, FIG. 7, of a semiconductor substrate 23 in which the device is formed. The voltage output terminals 21c and 22c, and therefore the electrodes 21a and 22a, are connected respectively to semiconductor regions 26 and 27 of the substrate 23.

With reference to both FIGS. 7 and 8 the semiconductor substrate 23 is a generally rectangular piece of silicon, having four other regions 28-31 than the four aforementioned regions 24-27 of *n* conductivity type. Of *n* conductivity type, the fifth semiconductor region 28 takes the form of an island of cross shape, as seen in a plan view as in this figure, in the middle of the *p*-type eighth semiconductor region 31 which occupies most part of the semiconductor substrate 23.

The noted first and second semiconductor regions 24 and 25 are of  $n^-$  type, higher in impurity concentration than the fifth semiconductor region 28, and are formed as islands, spaced from each other along the  $y$  axis in FIG. 7, in the fifth semiconductor region 28. The first and second electrodes 19a and 20a are in ohmic contact with these semiconductor regions 24 and 25. When the unshown control current supply circuit is connected to the input terminals 19c and 20c, the control current  $I_c$  is to flow across the fifth semiconductor region 28, either from the first 24 to the second 25 semiconductor region or the other way around.

Of  $n^+$  type, with an impurity concentration higher than that of the fifth semiconductor region 28, the third and fourth semiconductor regions 26 and 27 lie approximately centrally of the fifth semiconductor region 28 in the direction of the  $y$  axis, with a spacing from each other in the direction of the  $x$  axis. The semiconductor regions 26 and 27 are partly contiguous to the fifth semiconductor region 28, partly to the  $p$  type sixth and seventh semiconductor regions 29 and 30, and are in ohmic contact with the third and fourth electrodes 21a and 22a. The semiconductor regions 29 and 30 are intended to reduce the areas of contact of the semiconductor regions 26 and 27 with the semiconductor region 28.

000211-11300

The Hall voltage is to be obtained between the third and fourth semiconductor regions 26 and 27 when the control current  $I_c$  is made to flow across the semiconductor region 28 from the first 24 to the second 25 semiconductor region, with a magnetic field perpendicular to the direction of current flow. Therefore, the term "primary working region" of the Hall-effect device, as used herein and in the claims appended hereto, may be construed as the fifth semiconductor region 28 or, more strictly, that part of the region 28 which lies intermediate the semiconductor regions 24 and 25 and intermediate the semiconductor regions 26 and 27.

As indicated in both FIGS. 2 and 8, the semiconductor substrate 23 has a laminar insulation 32 formed on its top surface, as seen in this figure, and a layer 33 of aluminum or like metal formed on its bottom surface. The laminar insulation 32 is shown to be composed of three layers or laminae 32a, 32b and 32c of silicon oxides and another layer 32d of adhesive material in this embodiment of the invention.

It has been stated with reference to FIG. 3 that the electrodes 19a-22a are connected via the conductor strips 19b-22b to the terminals 19c-22c, respectively, of the Hall-effect device. As will be understood from both FIGS. 1 and 2, the conductor strips 19b-22b, typically of aluminum, have parts sandwiched between the insulating layers 32a and 32b. The ends of these parts contact the semiconductor regions 24-27 through windows in the insulating layer 32a. The other ends of the conductor strips 19b-22b are connected to the terminals 19c-22c through windows in the other insulating layers 32b and 32c.

With reference to FIGS. 1-3 and 8 the top shielding layer 50 is a layer of electroconductive material such as molybdenum, formed on the second insulating layer 32b as by vapor deposition, sputtering, or plating. The top shielding layer 50 is so sized and positioned as to cover at least the semiconductor region 28, as seen in a plan view as in FIGS. 1 and 3, and electrically connected to the Hall-effect device terminal 22c which is grounded. Formed by vapor deposition or sputtering, the third insulating layer 32c overlies the top shielding layer 50.

The conductor strip 15 for carrying the current fraction  $I_{s2}$ , set forth with reference to FIG. 1, is formed on the third insulating layer 32c. Preferably, the conductor strip 15 is fabricated from gold by plating, vapor deposition, or sputtering to a thickness of from about five to

00211. 26266

1 thirteen micrometers. The fourth insulating layer 32d is formed on the  
2 third insulating layer 21c following the formation of the conductor strip  
3 15 thereon.

4 Overlying the fourth insulating layer 32d is the magnetic collector  
5 51 which is of magnetic material in sheet form that is higher in magnetic  
6 permeability than air, examples being ferrite, iron, and nickel. The mag-  
7 netic collector 51 is attached to the fourth insulating layer 32d, which is  
8 of a synthetic adhesive, so as to cover at least all of the semiconductor  
9 region 28 as seen from above in FIG. 8. Alternatively, however, the  
10 magnetic collector could be a film of magnetic material formed on the  
11 insulating layer 32d as by vapor deposition or coating.

12 FIG. 5 best indicates that the metal-made baseplate 2 is approxi-  
13 mately square in shape and, as clearly revealed in FIG. 2, somewhat larg-  
14 er in size than the Hall-effect device 1. The baseplate 2 is designed to  
15 serve not only as mechanical support for the Hall-effect device 1 but as  
16 heat radiator and, further, as electrostatic shield. For successful fulfill-  
17 ment of all such intended functions the baseplate 2 may be fabricated  
18 from sheet copper of 0.5 to 1.0 millimeter in thickness with a nickel plat-  
19 ing thereon.

20 The two terminals 10 and 11 extend from the pair of opposite  
21 edges of the baseplate 2 for grounding. The current path terminals 3  
22 and 4 extend along one of the other two opposite edges of the baseplate  
23 2, with spacings therefrom and a spacing from each other. The terminals  
24 6-9 for connection of the Hall-effect device to external circuits are also  
25 spaced from the baseplate 2. Mechanically, however, the Hall-effect de-  
26 vice 1 and the terminals 3, 4, 6-11 are all firmly interconnected by the  
27 plastic encapsulation 18, indicated in phantom outline in FIG. 5, closely  
28 enveloping the complete current detector, leaving exposed parts of these  
29 terminals.

30 The baseplate 2 and the terminals 3, 4 and 6-11 can all be fab-  
31 ricated from a sheet-metal punching shown in FIG. 6 and therein general-  
32 ly designated 40. The punching 40 has a frame portion 41 holding the  
33 terminals 3, 6, 8 and 10 in their prescribed relative positions, another  
34 frame portion 42 likewise holding the terminals 4, 7, 9 and 11, and still  
35 another frame portion 43 interconnecting the foregoing two frame portions  
36 41 and 42. All the terminals 3, 4 and 6-11 are to be cut off the frame

portions 41 and 42 along the dot-and-dash lines after the complete device has been encapsulated. Although FIG. 6 shows a punching fragment for the baseplate and set of terminals of one Hall-effect device, it is understood that in practice a punching is fabricated which is constituted of many such fragments.

The insulating plate 16, FIGS. 1, 2, 4 and 8, is an approximately square piece of sheet ceramic, among other insulating materials, which is slightly larger in size than the Hall-effect device 1. Overlying the baseplate 2 as in FIG. 2, the insulating plate 16 functions to electrically insulate the Hall-effect device 1 from the baseplate as well as to mechanically support the device.

Directly overlying the insulating plate 16 as in FIGS. 2 and 8, the bottom shielding layer 17 is a sheet of magnetic material of approximately the same shape and size therewith. Preferred magnetic materials are iron, nickel, cobalt, and like conductors capable of shielding the Hall-effect device from the influence of external electric and magnetic fields. Alternatively, the bottom shielding layer 17 may be a lamination of a conductive and a magnetic layer, or it may be made from a nonmagnetic conductor such as copper and molybdenum or from a magnetic insulator such as ferrite. The bottom shielding layer 17 is wired at 17a, FIG. 1, to the lead terminal 10. In addition to magnetically shielding the Hall-effect device 1, this layer is intended to serve as magnetic collector, diminishing the magnetic resistance of the path of the magnetic flux created by current flow through the conductor strip 15 forming a major part of the second current path.

A consideration of FIGS. 2 and 8 will show that the insulating plate 16 with the bottom shielding layer 17 thereon is bonded to the baseplate 2 via an adhesive layer 34. The noted metal layer 33 bounding the bottom of the Hall-effect device 1 is secured to the bottom shielding layer 17 via a layer 35 of solder or like conductive bonding agent.

As has been stated with reference to FIGS. 3 and 7, the electrodes 19a-22a of the Hall-effect device 1 are electrically connected to the four semiconductor regions 24-27, respectively, of the semiconductor substrate 23 on the one hand and, on the other hand, to the terminals 19c-22c via the conductor strips 19b-22b. These terminals 19c-22c of the

1 Hall-effect device 1 are wired at 36-39, FIG. 1, to the lead terminals 6-9,  
2 respectively, of the current detector.

3 Typically made from aluminum, the wire 12 interconnecting the cur-  
4 rent path terminals 3 and 4 is for formation of the first, direct current  
5 path from terminal 3 to terminal 4. This first current path is to carry  
6 the first fraction  $I_{s1}$  of the current  $I_s$  to be detected or measured, as  
7 that current is divided into the two fractions  $I_{s1}$  and  $I_{s2}$  at the end of  
8 the terminal 3. A description of the second, indirect current path from  
9 terminal 3 to terminal 4, for carrying the second current fraction  $I_{s2}$  to  
10 be actually translated into a voltage output by the Hall-effect device 1,  
11 follows.

12 As seen in FIGS. 1, 3, 7 and 8, the conductor strip 15 of alumi-  
13 num or the like is formed on the insulating layers 32 so as to surround,  
14 as seen in a plan view, the semiconductor region 28, the main working  
15 part, in the broader sense of the term, of the Hall-effect device 1. The  
16 conductor strip 15 should surround at least about three quarters, prefer-  
17 ably ninety-five percent or so, of the periphery of the main working part  
18 of the Hall-effect device 1.

19 The conductor strip 15 has one extremity thereof coupled to the  
20 first current path terminal 3 via the aluminum wire 13, and the other  
21 extremity thereof coupled to the second current path terminal 4 via the  
22 aluminum wire 14, thereby completing the second current path, which is  
23 in parallel with the first current path, for carrying the second current  
24 fraction  $I_{s2}$  from terminal 3 to terminal 4 via the Hall-effect device 1.  
25 So arranged and electrically connected to the current path terminals 3  
26 and 4, the conductor layer 15 is designed to apply to the Hall-effect  
27 device 1 the magnetic flux due to the flow of the second current frac-  
28 tion  $I_{s2}$  therethrough.

#### 30 Operation

31  
32 Let us assume that the resistances of the two current path termi-  
33 nals 3 and 4 are negligibly small. Then the current fractions  $I_{s1}$  and  $I_{s2}$   
34 divided between the two current paths are defined as:

$$35 \quad I_{s1} = I_s [ R_{s2} / (R_{s1} + R_{s2}) ]$$

36

09724979-172800

$$I_{s2} = I_s [ R_1 / (R_1 + R_2) ]$$

where

$R_1$  = the resistance of the wire 12 throughout its length.

$R_2$  = the resistance of the total length of the wire 13, the conductor layer 15 and the wire 14.

For detection or measurement of the current  $I_s$  flowing through some electric circuit under measurement, by the current detector of the above described construction, the current path terminals 3 and 4 may be serially connected to the desired electric circuit. The lead terminals 6 and 7 may be connected to the unshown control current supply circuit for causing the control current  $I_c$ , FIG. 7, to flow between the semiconductor regions 24 and 25, and the other lead terminals 8 and 9 to the unshown amplifier for applying thereto the Hall voltage indicative of the magnitude of the current  $I_s$ .

Flowing into the current detector from the current path terminal 3, the current  $I_s$  to be measured will be divided into  $I_{s1}$  and  $I_{s2}$ . The first fraction  $I_{s1}$  will flow from terminal 3 to terminal 4 by way of the wire 12, the first current path. The second fraction  $I_{s2}$  will flow from terminal 3 to terminal 4 by way of the second path constituted of the wire 13, conductor strip 15, and wire 14. As the second fraction  $I_{s2}$  flows through the conductor strip 15 around the main working part of the Hall-effect device 1, the magnetic field  $H$  will be generated which, according to the Ampere rule, is oriented in the direction indicated by the broken-line arrows in FIG. 8. This direction of the magnetic field is perpendicular to the direction of the control current  $I_c$  in the semiconductor region 28, so that the Hall voltage will be generated between the semiconductor regions 26 and 27, hence between the electrodes 21 and 22, and hence between the lead terminals 8 and 9. The Hall voltage is proportional to the strength of the magnetic field  $H$ , which in turn is proportional to the magnitude of the current  $I_s$ , so that this current is detectable from the Hall voltage.

The advantages gained by the above described embodiment of the invention may be summarized as follows:

1. The top shielding layer 50 thoroughly covers the top side of most of the Hall-effect device 1 notably including its primary working



09724979-112800

1 part, the semiconductor region 28, so that the voltage across this semi-  
2 conductor region as detected by the pair of electrodes 21a and 22a is  
3 protected against spurious variations due to external disturbances.

4 2. The baseplate 2 and conductive bonding agent layer 35a serve  
5 conjointly to shield the bottom side of the Hall-effect device 1, making  
6 the device all the more immune to inductive and other noise.

7 3. The shielding layer 50 is compactly sandwiched between the in-  
8 sulating laminae 32b and 32c on the semiconductor substrate 23.

9 4. The magnetic collector 51 makes it possible for the magnetic  
10 flux, created by current flow through the conductor strip 15, to be di-  
11 rected most efficiently into the semiconductor region 28, with the conse-  
12 quent enhancement of the efficiency of current detection.

13 5. Directly overlying the insulating layers 32 on the surface of  
14 the semiconductor substrate 23, the conductor strip 15 for carrying the  
15 current fraction  $I_{S2}$  is situated as close as practical to the Hall-effect  
16 device 1 formed in the substrate, again for higher detection sensitivity.

17 6. As the conductor strip 15 surrounds some ninety-five percent of  
18 the periphery of the Hall-effect device 1, the magnetic lines of force will  
19 act on the semiconductor region 28 from all of its four sides, giving still  
20 another cause for enhanced sensitivity.

21 7. All but parts of the terminals 3, 4 and 6-11 of the current  
22 detector is encapsulated for greater structural stability and operational re-  
23 liability.

24 8. The current  $I_S$  is not directly detected but in terms of its di-  
25 vision  $I_{S2}$  directed through the conductor strip 15 on the semiconductor  
26 substrate 23. Therefore, if the ratio of  $R_1$  to  $R_2$  is set at one to nine,  
27 for instance, then the current  $I_{S2}$  actually flowing through the conductor  
28 strip 15 can be as small as 10 amperes when the current  $I_S$  to be de-  
29 tected is 100 amperes.

30 9. The wire 12 providing the first current path, and the wires 13  
31 and 14 and the conductor strip 15 providing the second current path, are  
32 both enclosed in one and the same plastic package 18. The temperature  
33 difference between the two current paths is thus reduced to a minimum,  
34 as are variations in the relative magnitudes of the currents  $I_{S1}$  and  $I_{S2}$   
35 due to the temperature difference.

36 10. The three wires 12, 13 and 14 used for formation of the two

current paths are of the same material and so have the same rate of change in resistance due to the ambient temperature. The current  $I_s$  is therefore divisible at an unvarying rate in the face of temperature variations, resulting in highly accurate current detection.

11. The Hall-effect device 1 is sufficiently electrically isolated from the baseplate 2 by the insulating plate 16.

12. Noise due to external magnetic and electric disturbances is eliminated by the bottom shielding layer 17.

13. The baseplate 2 and the terminals 3, 4 and 6-11 are inexpensively fabricated from common sheet-metal punchings.

#### Second Form

FIGS. 9 and 10 show, in views similar respectively to FIGS. 1 and 8, a second preferred form of current detector according to the invention. As will be understood from a comparison of these figures, this second form differs from the first in the following respects, the other details of construction being alike in both forms:

1. The insulating plate 16, bottom shielding layer 17, metal layer 33, insulating adhesive layer 34 and conductive bonding layer 35 of the first current detector are absent from the second.

2. The baseplate 2 is bonded directly to the underside of the semiconductor substrate 23, as of gallium arsenide, via a layer 35a of a conductive bonding agent such as silver.

There being no wire 12 directly interconnecting the two current path terminals 3 and 4, the incoming current  $I_s$  is wholly directed into the conductor strip 15 and detected by the Hall-effect device 1. This second embodiment nevertheless gains all but 8-12 of the thirteen advantages set forth for the first embodiment.

#### Third Form

In FIG. 11 is shown still another preferred form of current detector according to the invention, which is similar to the FIGS. 9 and 10 embodiment except for the addition of a second shielding layer 50a. Like the second embodiment this third has the first shielding layer 50 between

00271-646260

1 conductor strip 15 and semiconductor substrate 23. The second shielding  
2 layer 50a, which may be of molybdenum, is formed between insulating  
3 layer 32d and magnetic collector 51.

4 Despite the showing of FIG. 11, however, the first shielding layer  
5 50 could be omitted, provided that the device was rendered amply noise-  
6 proof by the second shielding layer 50a alone. As another modification  
7 of this FIG. 11 embodiment, the shielding layer 50a could be formed on,  
8 instead of under, the magnetic collector 51.

9 Notwithstanding the foregoing detailed disclosure, it is not desired  
10 that the present invention be limited by the exact showings of the draw-  
11 ings or by the description thereof. The following is a brief list of pos-  
12 sible modifications, alterations and adaptations of the illustrated embodi-  
13 ments that will readily suggest themselves to the specialists on the basis  
14 of this disclosure:

15 1. The semiconductor substrate 23 could be fabricated from semi-  
16 conductors such as 3-5 group compounds other than silicon or gallium ar-  
17 senide. Although the resulting substrate would be more susceptible to  
18 external magnetic fields or inductive noise, the shielding layers 17, 50 or  
19 50a would more than amply offset this shortcoming.

20 2. The insulating plate 16 and bottom shielding layer 17 could be  
21 omitted from the first embodiment, with the Hall-effect device 1 formed  
22 directly on the baseplate 2.

23 3. A Hall-voltage amplifier could be built into the same semicon-  
24 ductor substrate as was the Hall-effect device 1.

25 4. Two or more Hall-effect devices could be formed in one and  
26 the same semiconductor substrate, thereby conjointly detecting the current  
27 with higher sensitivity.

28 All these and other similar changes of the invention are intended  
29 in the foregoing disclosure. It is therefore appropriate that the invention  
30 be construed broadly and in a manner consistent with the fair meaning  
31 or proper scope of the claims which follow.

32  
33  
34  
35  
36

00224979-11800

1 WHAT IS CLAIMED IS:

2

3 1. A semiconductor current detector of improved noise immuni-  
4 ty for detecting or measuring an electric current, comprising:

5 (a) a semiconductor substrate having a Hall-effect device formed  
6 therein from one surface thereof, the Hall-effect device  
7 having a plurality of semiconductor regions including a pri-  
8 mary working region for generating a Hall voltage propor-  
9 tional to the magnitude of a current to be detected or  
10 measured;

11 (b) insulating means formed on said one surface of the semiconduc-  
12 tor substrate;

13 (c) a shielding layer formed in the insulating means for shielding the  
14 Hall-effect device from external disturbances; and

15 (d) a conductor strip formed in the insulating means so as to extend  
16 around at least part of the primary working region of the  
17 Hall-effect device, for carrying at least a prescribed frac-  
18 tion of the current to be translated into the Hall voltage  
19 by the Hall-effect device.

20

21 2. The semiconductor current detector of claim 1 wherein the  
22 conductor strip surrounds at least about three quarters of the primary  
23 working region of the Hall-effect device.

24

25 3. A semiconductor current detector of improved noise immuni-  
26 ty for detecting or measuring an electric current, comprising:

27 (a) a semiconductor substrate having a Hall-effect device formed  
28 therein from one surface thereof, the Hall-effect device  
29 having a plurality of semiconductor regions including a pri-  
30 mary working region for generating a voltage proportional  
31 to the magnitude of a current to be detected or measured;

32 (b) a first insulating layer formed on said one surface of the semi-  
33 conductor substrate so as to cover the Hall-effect device;

34 (c) a plurality of electrodes formed on the first insulating layer and  
35 electrically connected respectively to some of the semicon-  
36 ductor regions of the Hall-effect device through windows in

- 1 the first insulating layer;
- 2 (d) a plurality of conductor strips formed on the first insulating layer
- 3 and electrically connected respectively to the electrodes;
- 4 (e) a second insulating layer formed on the first insulating layer and
- 5 covering the electrodes and the conductor strips;
- 6 (f) a shielding layer formed on part of the second insulating layer so
- 7 as to cover at least part of the primary working region of
- 8 the Hall-effect device;
- 9 (g) a third insulating layer formed on the second insulating layer and
- 10 covering the shielding layer; and
- 11 (h) a conductor strip formed on the third insulating layer so as to
- 12 extend around at least part of the primary working region
- 13 of the Hall-effect device, for carrying at least a prescribed
- 14 fraction of the current to be detected or measured.
- 15
- 16 4. The semiconductor current detector of claim 3 further com-
- 17 prising:
- 18 (a) a fourth insulating layer formed on the third insulating layer and
- 19 covering the conductor strip; and
- 20 (b) a second shielding layer formed on the fourth insulating layer so
- 21 as to cover at least part of the primary working region of
- 22 the Hall-effect device.
- 23
- 24 5. The semiconductor current detector of claim 3 further com-
- 25 prising a magnetic collector formed on the third insulating layer.
- 26
- 27 6. A semiconductor current detector of improved noise immuni-
- 28 ty for detecting or measuring an electric current, comprising:
- 29 (a) a semiconductor substrate having a Hall-effect device formed
- 30 therein from one surface thereof, the Hall-effect device
- 31 having a plurality of semiconductor regions including a pri-
- 32 mary working region for generating a voltage proportional
- 33 to the magnitude of a current to be detected or measured;
- 34 (b) a first insulating layer formed on said one surface of the semi-
- 35 conductor substrate so as to cover the Hall-effect device;
- 36 (c) a plurality of electrodes formed on the first insulating layer and

09724973.112800

- 1 electrically connected respectively to some of the semicon-  
2 ductor regions of the Hall-effect device through windows in  
3 the first insulating layer;
- 4 (d) a plurality of conductor strips formed on the first insulating layer  
5 and electrically connected respectively to the electrodes;
- 6 (e) a second insulating layer formed on the first insulating layer and  
7 covering the electrodes and the conductor strips;
- 8 (f) a conductor strip formed on the second insulating layer so as to  
9 extend around at least part of the primary working region  
10 of the Hall-effect device, for carrying at least a prescribed  
11 fraction of the current to be detected or measured;
- 12 (g) a third insulating layer formed on the second insulating layer and  
13 covering the conductor strip; and
- 14 (h) a shielding layer formed on the third insulating layer so as to  
15 cover at least part of the primary working part of the  
16 Hall-effect device.
- 17
- 18 7. The semiconductor current detector of claim 6 further com-  
19 prising a magnetic collector formed on the shielding layer .  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36



FIG. 1






FIG.2




FIG.7




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 8




FIG. 9




FIG. 10





FIG.11





COMBINED DECLARATION AND POWER OF ATTORNEY

Attorney Docket No.

As a below named inventor, I hereby declare that:  
 My residence, post office address and citizenship are as stated below next to my name; that  
 I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SEMICONDUCTOR CURRENT DETECTOR OF IMPROVED NOISE IMMUNITY

the specification of which

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as Application  
 Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with 37 C.F.R. § 1.56(a).

I hereby claim foreign priority benefits under 35 U.S.C. § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of any application on which priority is claimed:

Country	Number	Date Filed	Priority Claimed
Japan	11-350064	December 9, 1999	<input checked="" type="checkbox"/>
Japan	2000-249#72	August 21, 2000	<input checked="" type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/>

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____

09724979-11800

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: Norman L. Norris, Esq.

Registration No. 24,196

of the firm of WOODCOCK WASHBURN KURTZ MACKIEWICZ & NORRIS, One Liberty Place  
46th Floor Philadelphia, PA 19103.

Address all telephone calls and correspondence to Norman L. Norris

Telephone No. 215-568-3100.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

1	FULL NAME KOJI OHTSUKA	INVENTOR'S SIGNATURE <i>K Ohtsuka</i>	DATE 11/1/2000
	RESIDENCE 1-80, Iseharacho 3-chome, Kawagoe-shi, Saitama-ken, Japan		
	POST OFFICE ADDRESS 1-80, Iseharacho 3-chome, Kawagoe-shi, Saitama-ken, Japan		
2	FULL NAME	INVENTOR'S SIGNATURE	DATE
	RESIDENCE CITIZENSHIP		
	POST OFFICE ADDRESS		
3	FULL NAME	INVENTOR'S SIGNATURE	DATE
	RESIDENCE CITIZENSHIP		
	POST OFFICE ADDRESS		
4	FULL NAME	INVENTOR'S SIGNATURE	DATE
	RESIDENCE CITIZENSHIP		
	POST OFFICE ADDRESS		
5	FULL NAME	INVENTOR'S SIGNATURE	DATE
	RESIDENCE CITIZENSHIP		
	POST OFFICE ADDRESS		
6	FULL NAME	INVENTOR'S SIGNATURE	DATE
	RESIDENCE CITIZENSHIP		
	POST OFFICE ADDRESS		

009724979 112300 009724979 112300

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

## In Re Application of:

Koji Ohtsuka

Serial No.: Not yet assigned

Group Art Unit: Not yet assigned

Filed: Herewith

Examiner: Not yet assigned

For: Semiconductor Current Detector of  
Improved Noise ImmunityAssistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

## ASSOCIATE POWER OF ATTORNEY

The undersigned, of the firm WOODCOCK WASHBURN KURTZ  
MACKIEWICZ & NORRIS LLP, One Liberty Place - 46th Floor, Philadelphia,  
Pennsylvania 19103, Attorney and/or Agents for Applicant(s), hereby appoints the following:

Robert B. Washburn	Registration No. 16,574	Michael J. Swope	Registration No. 38,041
Richard E. Kurtz	Registration No. 19,263	Michael J. Bonella	Registration No. 41,628
John J. Mackiewicz	Registration No. 19,709	Harold H. Fullmer	Registration No. 42,560
Dale M. Heist	Registration No. 28,425	William R. Richter	Registration No. 43,879
John W. Caldwell	Registration No. 28,937	John E. McGlynn	Registration No. 42,863
Gary H. Levin	Registration No. 28,734	Jonathan M. Waldman	Registration No. 40,861
Steven J. Rocci	Registration No. 30,489	Chad Ziegler	Registration No. 44,273
Dianne B. Elderkin	Registration No. 28,598	Gwilym J.O. Attwell	Registration No. 45,449
John P. Donohue, Jr.	Registration No. 29,916	David N. Farsiou	Registration No. 44,104
Henrik D. Parker	Registration No. 31,863	Paul K. Legaard	Registration No. 38,534
Suzanne E. Miller	Registration No. 32,279	Maureen S. Gibbons	Registration No. 44,121
Lynn B. Morreale	Registration No. 32,842	Steven H. Meyer	Registration No. 37,189
Mark DeLuca	Registration No. 33,229	Paul B. Milcetic	Registration No. P46,261
Joseph Lucci	Registration No. 33,307	Joseph R. Condo	Registration No. 42,431
Michael P. Dunnam	Registration No. 32,611	Michael K. Jones	Registration No. 41,100
Michael D. Stein	Registration No. 34,734	Frank T. Carroll	Registration No. 42,392
Albert J. Marcellino	Registration No. 34,664	Mark J. Rosen	Registration No. 39,822
David R. Bailey	Registration No. 35,057	Mitchell R. Brustein	Registration No. 38,394
Doreen Yatro Trujillo	Registration No. 35,719	Eric H. Vance	Registration No. 47,151
Barbara L. Mullin	Registration No. 38,250	Peter M. Ullman	Registration No. 43,963
Kevin M. Flannery	Registration No. 35,871	Thomas E. Watson	Registration No. 43,243
Michael P. Straher	Registration No. 38,325	Richard B. LeBlanc	Registration No. 39,495
David A. Cherry	Registration No. 35,099	Joseph D. Rossi	Registration No. 47,039
Terence P. Strobaugh	Registration No. 25,460	George J. Awad	Registration No. 46,528
Lynn A. Malinoski	Registration No. 38,788	Steven D. Maslowski	Registration No. 46,905

00211-2622200

S. Maurice Valla  
Vincent J. Roccia  
Robin S. Quartin


Registration No. 43,966  
Registration No. 43,887  
Registration No. 45,028

Christine A. Goddard  
Gregory L. Hillyer  
Patrick J. Farley  
Ellen M. Klann  
Steven B. Samuels  
Susan C. Murphy  
Rosaleen P. Morris

Registration No. 46,731  
Registration No. 44,154  
Registration No. 42,524  
Registration No. 44,836  
Registration No. 37,711  
Registration No. 46,221  
Registration No. P47,321

his/her associates with full power to prosecute the above-identified application and to transact all business in the Patent Office connected therewith and requests that correspondence continue to be directed to the firm of WOODCOCK WASHBURN KURTZ MACKIEWICZ & NORRIS LLP at the above address.

Date: November 28, 2000



Norman L. Norris

Registration No. 24,196

Woodcock Washburn Kurtz  
Mackiewicz & Norris LLP  
One Liberty Place - 46th Floor  
Philadelphia PA 19103  
Telephone: (215) 568-3100  
Facsimile: (215) 568-3439